

MOGENTES ✓

MOdel-based GENeration of Tests for Embedded Systems

#216679 FP7-ICT-2007-1-3.3 Embedded Systems Design




Model-based generation of tests for embedded systems: the MOGENTES EU project


Stefano Marzani, Lorenzo Fantesini

s.marzani@re-lab.it, l.fantesini@re-lab.it

Background: RE:Lab MBD approach (1)





Background: RE:Lab MBD approach (2)



MOGENTES overview

- Model-Based GENERation of Test-Cases for dependable Embedded Systems
- **Objective:**
 - ◆ automatic generation of test cases to enhance *testing* and *verification* of dependable embedded systems
 - ◆ target applications: trains, agricultural machines, cars
 - ◆ a common model-based approach (*framework*) for test and validation



MOGENTES Consortium

Budget: 4.436.511 €

Partners:

- Austrian Research Centers Gmbh - ARC
- Swiss Federal Institute of Technology Zurich / University of Oxford
- Ford GmbH
- Budapest University of Technology and Economics
- Graz University of Technology
- PROLAN
- Prover Technology AB
- SP Technical Research Institute of Sweden
- Thales Rail Signalling Solutions
- RE:Lab




Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich




MOGENTES overall framework

- Automatic generation of efficient test cases to verify system safety correctness using formal methods and fault injection




Framework application

- Bucket: off-highway machine



Phase 1: user requirements and specs



- Highlight, analyze and validate system requirements
 - ◆ *Classification*: requirements are grouped according to their characteristics
 - ◆ *Management*: system specifications are generated and translated into product design guidelines



Phase 1: user requirements and specs


- Functional
 - ◆ *System Behaviour*
 - The system must read the incoming CAN messages input signals of the control joystick each time a message is received.
 - The ISOBUS joystick must sent a status message at least every 100 milliseconds









- Non functional (e.g. ISOBUS requirements)
 - ◆ *ECU initialization*
 - Initialization of an ECU with address claim and no contention



Phase 2: model development



- Basing on system specifications, the model (prototype) of the final system is developed.
 - ◆ Behavioural specifications modelling (Matlab simulink/Stateflow, Visual Studio)
 - ◆ Isobus specifications implementation
 - ◆ User Interface graphics implementation (Altia, PConvert)



PRODUCT DESIGN REQUIREMENTS	EXECUTABLE MODELS / VIRTUAL PROTOTYPE	MATLAB / SIMULINK / STATEFLOW VISUAL STUDIO	   
		ALTIMEDIA DESIGN	
		Graphic User Interface	
		PConvert	
		ISOBUS Graphics	


Phase 2: model development (examples)

- System behaviour modelling (State Flow)
- ISOBUS implementation




Chn	PGN	Name	Src	Dest	Dir	DLC	Data
1	ee00p	AddressClaimed	26	all	Tx	8	ff ff 1f 00 00 1d 00 80
1	e600p	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff
1	e600p	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff
1	e600p	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff
1	e600p	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff

Phase 2: model development – Overall




Phase 2: model development – CAN bus




Phase 2: model development

- User Interface graphics implementation


Chn	PGN	Name	Src	Dest	Dir	DLC	Data
1	e60lp	AddressClained	26	all	Tx	8	ff ff ff 00 00 1d 00 80
1	e60lp	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff
1	e60lp	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff
1	e60lp	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff
1	e60lp	VTtoECU	26	all	Tx	8	fe fe ff ff ff ff 00 ff



System behaviour model and ISOBUS network




Proprietary graphics




TFT

- Not strictly related to CAN messages



ISOBUS graphics




VIRTUAL TERMINAL

- Each object pool related to a CAN message


Phase 2.1: model validation

- At the end of the process, the model becomes the reference for the validation of the final system
- Before, the model should be validated

Model Checking Technique - Validation of the system logic



Phase 2.1: model validation




Phase 3: code generation

- Code generation: from the validated model to the target final system



VT




TFT



Joystick




ECU




Phase 3: code generation

- From CAN blocks, Matlab/Simulink/StateFlow and Altia it is possible to generate code for specific embedded targets.




- Using this target it is possible to generate the C code firmware for a specific microcontroller and to create directly a project file ready for compilation with the proprietary toolchain.

Phase 4: final system validation




Phase 4: final system validation

- Inputs to the model and the final system are:
 - ◆ CAN messages, sent using the Vector CANoe tools together with the generable CAN Blocks inside the Matlab/Simulink model environment.
 - ◆ Voltage and Current signals, generated by a Signal Machine.
- Outputs



Phase 4: final system validation


- Proprietary graphics validation



Phase 4: final system validation

- ISOBUS graphics validation
 - ◆ Object Pools test is performed by testing the CAN frames through the network bus and verifying if the displayed Object Pool is the correct one with respect to the Standard ISOBUS (ISO 11783).


Object pool (highlighted graphic element)



CAN frames


PGN	Name	Src	Dest	Dir	SLC	Data
e500p	VTtoECU	25	all	Tx	8	0e 0e ff ff ff ff ff ff
e600p	AddressCleared	0b	all	Tx	8	81 01 01 85 04 03 13 22
e600p	VTtoECU	25	all	Tx	8	f4 f4 ff ff ff ff ff ff
e600p	WorkshopDataEnter	0b	--	Tx	8	83 06 00 83 06 83 83 00
e700p	ECUtoVT	0b	26	Tx	8	e7 06 00 83 06 83 83 00
e800p	VTtoECU	25	0b	Tx	8	e7 ff 01 84 ff 83 ff 83 00
e700p	ECUtoVT	0b	26	Tx	8	41 66 66 61 64 65 72 32
e600p	VTtoECU	25	0b	Tx	8	41 ff ff ff ff ff ff ff ff
e600p	TP_OK	0b	25	Tx	8	FFS
e600p	TP_OK	25	0b	Tx	8	FFS
e600p	TP_FF	0b	26	Tx	8	Seq.: 1 11 83 06 00 83 02 81
e600p	TP_FF	0b	26	Tx	8	Seq.: 2 00 83 06 00 81 00 81
e600p	TP_FF	0b	26	Tx	8	Seq.: 3 06 ff ff ff ff ff ff
e600p	TP_FF	0b	26	Tx	8	Seq.: 4 13 83 23 00 85 00 39
e600p	TP_FF	0b	26	Tx	8	Seq.: 5 00 28 06 02 89 05 94
e600p	TP_FF	0b	26	Tx	8	Seq.: 6 00 1a 06 1a 89 00 93
e600p	TP_FF	0b	26	Tx	8	Seq.: 7 00 83 06 00 83 00 1a
e600p	TP_FF	0b	26	Tx	8	Seq.: 8 02 8a ff ff ff ff ff ff
e600p	TP_FF	0b	26	Tx	8	Seq.: 9 16 89 01 ff ff ff ff
e600p	TP_FF	0b	26	Tx	8	Seq.: 10 06 00 64 00 14 08 0
e600p	TP_FF	0b	26	Tx	8	Seq.: 11 06 00 61 ff ff ff ff
e600p	TP_FF	0b	26	Tx	8	Seq.: 12 06 53 54 41 54 55 5
e600p	TP_FF	0b	26	Tx	8	Seq.: 13 06 88 17 89 89 8
e600p	TP_FF	0b	26	Tx	8	Seq.: 14 06 00 ff ff ff ff ff
e700p	ECUtoVT	0b	26	Tx	8	81 06 01 88 ff
e600p	TP_OK	25	0b	Tx	8	End ADX
e600p	ECUtoVT	0b	26	Tx	8	12 ff ff ff ff ff ff ff

Final validated system



Conclusions

- MOGENTES: automatic generation of test cases to enhance testing and verification of dependable embedded systems
- Target RE:Lab application: agricultural machine bucket
- Framework for test and validation



Contacts



www.re-lab.it
s.marzani@re-lab.it

MOGENTES ✓

www.mogentes.eu